11.2.3. Reset handling

The internal asynchronous reset signals are driven from a flip-flop. SE prevents the resettable registers from being corrupted during shift using the logic shown in Figure 11.29.

Figure 11.29. Reset handling


Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential