13.3. Short vectors

The VFPv3 architecture supports execution of short vector instructions of up to eight operations on single-precision data and up to four operations on double-precision data.

The register file is especially suited for short vector operations. The four single-precision and eight double-precision register banks function as four hardware circular queues.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential