15.6.10. CTI Channel In Status Register, CTICHINSTATUS

CTICHINSTATUS is a read-only register that provides the status of the CTICHIN inputs.

Figure 15.13 shows the bit arrangement of the CTICHINSTATUS Register.

Figure 15.13. CTI Channel In Status Register format

Table 15.13 shows how the bit values correspond with the CTICHINSTATUS Register functions.

Table 15.13. CTI Channel In Status Register bit functions




Reserved, RAZ.


Displays the status of the CTICHIN inputs:

0 = CTICHIN is inactive

1 = CTICHIN is active.

Because the register provides a view of the raw CTICHIN inputs from the CTM, the reset value is unknown. There is one bit of the register for each channel input.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I