2.4.3. Jazelle OS Control Register

The Jazelle OS Control Register enables operating systems to control access to Jazelle Extension hardware.

The Jazelle OS Control Register is:

Figure 2.6 shows the bit arrangement of the Jazelle OS Control Register.

Figure 2.6. Jazelle OS Control Register format


Table 2.6 shows how the bit values correspond with the Jazelle OS Control Register.

Table 2.6. Jazelle OS Control Register bit functions

BitsFieldFunction
[31:0]-RAZ

To access this register, read or write CP14 with:

MRC p14, 7, <Rd>, c1, c0, 0 ; Read OS Control Register
MCR p14, 7. <Rd>, c1, c0, 0 ; Write OS Control Register
Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential