Appendix A. Signal Descriptions

This appendix describes the signals of the processor. It contains the following sections:


For each output signal of the processor, the value in the Reset column in the signal tables can either be defined as a logic 1 or 0 or undefined during reset.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I