8.2.2. L2 cache transfer policy

Table 8.1 describes instruction and data transfers to and from the L2 cache.

Table 8.1. L2 cache transfer policy

Request typeL2 hitL2 miss
Instruction miss (read)L2 −> L1

AXI −> L1

AXI −> L2

Data miss (read)L2 −> L1

AXI −> L1

AXI −> L2

NEON (read)L2 −> NEON

AXI −> NEON

AXI −> L2

Data or NEON (write)

Write data −> L2

Read, modify, and write to recalculate error correction code if necessary

Initiates write allocate fill

AXI (merged with write data) −> L2

TLB table walk (instruction or data)L2 −> TLB

AXI −> TLB

AXI −> L2


Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential