9.4.1. Linefills

An AXI wrapping burst transaction transfers a cache line from external memory to the internal caches. The critical doubleword or quadword, depending on the 64-bit or 128-bit bus configuration, is requested first. In the event of an external abort, the cache line is not written into the caches and the line is never marked as valid.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential