12.3.2. CP14 access permissions

By default, you can access all CP14 debug registers from a nonprivileged mode. However, you can program the processor to disable user-mode access to all coprocessor registers using bit [12] of the DSCR, see CP14 c1, Debug Status and Control Register for more information. CP14 debug registers accesses are always permitted while the processor is in debug state regardless of the processor mode.

Table 12.1 shows access to the CP14 debug registers.

Table 12.1. Access to CP14 debug registers

Debug stateProcessor modeDSCR[12]CP14 debug access
YesX[1]XaPermitted
NoUserb0Permitted
NoUserb1Undefined
NoPrivilegedXaPermitted

[1] X indicates a Don’t care condition. The outcome does not depend on this condition.


Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential