16.4.1. Cycle penalty for instruction flow change

Whenever a control flow change occurs in the processor that the prefetch unit has not predicted, the pipeline must be flushed. This results in a cycle stall equal in number to the length of the integer pipeline. This branch mispredict penalty is 13 cycles. See Chapter 5 Program Flow Prediction for details on program execution prediction.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential