The ACI is designed with combinatorial data paths between the master and slave interfaces to minimize overall latency and provide you with more design flexibility. You can insert one or more register slices on the periphery of the interconnect for high frequency implementations. This breaks up the combinatorial paths at the expense of extra cycles of latency.