For many tests neighboring cells must be accessed in turn. This is not the same as accesses to sequential addresses. It is therefore necessary to scramble the target address to perform a physical to logical mapping, so that sequential logical addresses access neighboring cells. The address scrambler is located in the MBIST dispatch unit. Partners must modify the address scrambler to perform the mapping required for their RAMs.