| |||
| Home > Trace Interface Port > About the ETM interface > Pipeline advance interface | |||
There are three points in the MPCore pipeline at which signals are produced for the ETM. These signals must be realigned by the ETM, so pipeline advance signals are provided.
The pipeline advance signals indicate when a new instruction enters pipeline stages Ex3, Ex2, and ADD, see Typical pipeline operations.
Table 14.7 shows the ETMPADV[2:0] pipeline advance interface signals.
The pipeline advance signals present in other interfaces are:
Instruction entered WBEx.
Data transfer entered DC1.
Data transfer entered WBls.