This chapter describes the cycle timings and interlock behavior of instructions on the processor. It contains the following sections: