C.18. Miscellaneous instructions

Table C.23 shows the cycle timing behavior for If-Then (IT) and No OPeration (NOP) instructions.

Table C.23. IT and NOP instructions cycle timing behavior

Example instructionsCyclesEarly RegLate RegResult latencyComments
IT{<v>{<w>{<z>}}} <cond>1----

The DBG, PLI, SEV, WFE, and YIELD instructions are all treated the same as NOP, and so have the same cycle timing behavior.

The WFI instruction stalls the pipeline for a variable number of cycles, depending on the current state of the memory system.

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G