4.3.29. Validation Registers

The processor implements a set of validation registers. This section describes:

c15, nVAL IRQ Enable Set Register

The nVAL IRQ Enable Set Register characteristics are:

Purpose

Enables any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, to generate an interrupt request on overflow. If enabled, the interrupt request is signaled by nVALIRQ being asserted LOW.

Usage constraints

The nVAL IRQ Enable Set Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.43 shows the nVAL IRQ Enable Set Register bit assignments.

Figure 4.43. nVAL IRQ Enable Set Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.44 shows the nVAL IRQ Enable Set Register bit assignments.

Table 4.44. nVAL IRQ Enable Set Register bit assignments

Bits

Name Function
[31]CPMCCNTR overflow IRQ request
[30: 3]-UNP or SBZP
[2]P2PMC2 overflow IRQ request
[1]P1PMC1 overflow IRQ request
[0]P0PMC0 overflow IRQ request

To access the nVAL IRQ Enable Set Register, read or write CP15 with:

MRC p15, 0, <Rd>, c15, c1, 0 ; Read nVAL IRQ Enable Set Register
MCR p15, 0, <Rd>, c15, c1, 0 ; Write nVAL IRQ Enable Set Register

On reads, this register returns the current setting. On writes, interrupt requests can be enabled by writing a 1 to the appropriate bits. If an interrupt request is enabled it is disabled by writing to the nVAL IRQ Enable Clear Register, see c15, nVAL IRQ Enable Clear Register.

If one or more of the IRQ request fields (P2, P1, P0, and C) is enabled, and the corresponding counter overflows, then an IRQ request is indicated by nVALIRQ being asserted LOW. This signal might be passed to a system interrupt controller.

c15, nVAL FIQ Enable Set Register

The nVAL FIQ Enable Set Register characteristics are:

Purpose

Enables any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, to generate an fast interrupt request on overflow. If enabled, the interrupt request is signaled by nVALFIQ being asserted LOW.

Usage constraints

The nVAL FIQ Enable Set Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.44 shows the nVAL FIQ Enable Set Register bit assignments.

Figure 4.44. nVAL FIQ Enable Set Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.45 shows the nVAL FIQ Enable Set Register bit assignments.

Table 4.45. nVAL FIQ Enable Set Register bit assignments

Bits

NameFunction
[31]CPMCCNTR overflow FIQ request
[30:3]-UNP or SBZP
[2]P2PMC2 overflow FIQ request
[1]P1PMC1 overflow FIQ request
[0]P0PMC0 overflow FIQ request

To access the FIQ Enable Set Register, read or write CP15 with:

MRC p15, 0, <Rd>, c15, c1, 1 ; Read FIQ Enable Set Register
MCR p15, 0, <Rd>, c15, c1, 1 ; Write FIQ Enable Set Register

On reads, this register returns the current setting. On writes, interrupt requests can be enabled by writing a 1 to the appropriate bits. If an interrupt request is enabled it is disabled by writing to the FIQ Enable Clear Register, see c15, nVAL FIQ Enable Clear Register.

If one or more of the FIQ request fields (P2, P1, P0, and C) is enabled, and the corresponding counter overflows, then an FIQ request is indicated by nVALFIQ being asserted LOW. This signal can be passed to a system interrupt controller.

c15, nVAL Reset Enable Set Register

The nVAL Reset Enable Set Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

The nVAL Reset Enable Set Register characteristics are:

Purpose

Enables any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, to generate a reset request on overflow. If enabled, the reset request is signaled by nVALRESET being asserted LOW.

Usage constraints

The nVAL Reset Enable Set Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.45 shows the nVAL Reset Enable Set Register bit assignments.

Figure 4.45. nVAL Reset Enable Set Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.46 shows the nVAL Reset Enable Set Register bit assignments.

Table 4.46. nVAL Reset Enable Set Register bit assignments

Bits

Name Function
[31]CPMCCNTR overflow reset request
[30:3]-UNP or SBZP
[2]P2PMC2 overflow reset request
[1]P1PMC1 overflow reset request
[0]P0PMC0 overflow reset request

To access the nVAL Reset Enable Set Register, read or write CP15 with:

MRC p15, 0, <Rd>, c15, c1, 2 ; Read nVAL Reset Enable Set Register
MCR p15, 0, <Rd>, c15, c1, 2 ; Write nVAL Reset Enable Set Register

On reads, this register returns the current setting. On writes, interrupt requests can be enabled by writing a 1 to the appropriate bits. If a reset request is enabled, it is disabled by writing to the nVAL Reset Enable Clear Register. See c15, nVAL Reset Enable Clear Register.

If one or more of the reset request fields (P2, P1, P0, and C) is enabled, and the corresponding counter overflows, then a reset request is indicated by nVALRESET being asserted LOW. This signal can be passed to a system reset controller.

c15, VAL Debug Request Enable Set Register

The VAL Debug Request Enable Set Register characteristics are:

Purpose

Enables any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, to generate a debug request on overflow. If enabled, the debug request is signaled by VALEDBGRQ being asserted HIGH.

Usage constraints

The VAL Debug Request Enable Set Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.46 shows the VAL Debug Request Enable Set Register bit assignments.

Figure 4.46. VAL Debug Request Enable Set Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.47 shows the VAL Debug Request Enable Set Register bit assignments.

Table 4.47. VAL Debug Request Enable Set Register bit assignments

Bits

NameFunction
[31]CPMCCNTR overflow debug request
[30:3]-UNP or SBZP
[2]P2PMC2 overflow debug request
[1]P1PMC1 overflow debug request
[0]P0PMC0 overflow debug request

To access the nVAL Debug Request Enable Set Register, read or write CP15 with:

MRC p15, 0, <Rd>, c15, c1, 3 ; Read nVAL Debug Request Enable Set Register
MCR p15, 0, <Rd>, c15, c1, 3 ; Write nVAL Debug Request Enable Set Register

On reads, this register returns the current setting. On writes, interrupt requests can be enabled by writing a 1 to the appropriate bits. If a debug request is enabled, it is disabled by writing to the nVAL Debug Request Enable Clear Register. See c15, VAL Debug Request Enable Clear Register.

If one or more of the reset request fields (P2, P1, P0, and C) is enabled, and the corresponding counter overflows, then a debug reset request is indicated by VALEDBGRQ being asserted HIGH. This signal can be passed to an external debugger.

c15, nVAL IRQ Enable Clear Register

The nVAL IRQ Enable Clear Register characteristics are:

Purpose

Disables overflow IRQ requests from any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, for which they have been enabled.

Usage constraints

The nVAL IRQ Enable Clear Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.47 shows the nVAL IRQ Enable Clear Register bit assignments.

Figure 4.47. nVAL IRQ Enable Clear Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.48 shows the nVAL IRQ Enable Clear Register bit assignments.

Table 4.48. nVAL IRQ Enable Clear Register bit assignments

Bits

Name Function
[31]CPMCCNTR overflow IRQ request
[30:3]-UNP or SBZP
[2]P2PMC2 overflow IRQ request
[1]P1PMC1 overflow IRQ request
[0]P0PMC0 overflow IRQ request

To access the nVAL IRQ Enable Clear Register, read or write CP15 with:

MRC p15, 0, <Rd>, c15, c1, 4 ; Read  nVAL IRQ Enable Clear Register
MCR p15, 0, <Rd>, c15, c1, 4 ; Write nVAL IRQ Enable Clear Register

On reads, this register returns the current setting. On writes, overflow interrupt requests that are enabled can be disabled by writing a 1 to the appropriate bits.

For more information of how to enable IRQ requests on counter overflows, and how the requests are signaled, see c15, nVAL IRQ Enable Set Register.

c15, nVAL FIQ Enable Clear Register

The nVAL FIQ Enable Clear Register characteristics are:

Purpose

Disables overflow FIQ requests from any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, that are enabled.

Usage constraints

The nVAL FIQ Enable Clear Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.48 shows the nVAL FIQ Enable Clear Register bit assignments.

Figure 4.48. nVAL FIQ Enable Clear Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.49 shows the nVAL FIQ Enable Clear Register bit assignments.

Table 4.49. nVAL FIQ Enable Clear Register bit assignments

Bits

Name Function
[31]CPMCCNTR overflow FIQ request
[30:3]-UNP or SBZP
[2]P2PMC2 overflow FIQ request
[1]P1PMC1 overflow FIQ request
[0]P0PMC0 overflow FIQ request

To access the FIQ Enable Clear Register, read or write CP15 with:

MRC p15, 0, <Rd>, c15, c1, 5 ; Read  FIQ Enable Clear Register
MCR p15, 0, <Rd>, c15, c1, 5 ; Write FIQ Enable Clear Register

On reads, this register returns the current setting. On writes, overflow interrupt requests that are enabled can be disabled by writing a 1 to the appropriate bits.

For information on how to enable FIQ requests on counter overflows, and how the requests are signaled, see c15, nVAL FIQ Enable Set Register.

c15, nVAL Reset Enable Clear Register

The nVAL Reset Enable Clear Register characteristics are:

Purpose

Disables overflow reset requests from any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, that are enabled.

Usage constraints

The nVAL Reset Enable Clear Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.49 shows the nVAL Reset Enable Clear Register bit assignments.

Figure 4.49. nVAL Reset Enable Clear Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.50 shows the nVAL Reset Enable Clear Register bit assignments.

Table 4.50. nVAL Reset Enable Clear Register bit assignments

Bits

Name Function
[31]CPMCCNTR overflow reset request
[30:3]-UNP or SBZP
[2]P2PMC2 overflow reset request
[1]P1PMC1 overflow reset request
[0]P0PMC0 overflow reset request

To access the nVAL Reset Enable Clear Register, read or write CP15 with:

MRC p15, 0, <Rd>, c15, c1, 6 ; Read nVAL Reset Enable Clear Register
MCR p15, 0, <Rd>, c15, c1, 6 ; Write nVAL Reset Enable Clear Register

On reads, this register returns the current setting. On writes, overflow reset requests that are enabled can be disabled by writing a 1 to the appropriate bits.

For more information of how to enable reset requests on counter overflows, and how the requests are signaled, see c15, nVAL Reset Enable Set Register.

c15, VAL Debug Request Enable Clear Register

The VAL Debug Request Enable Clear Register characteristics are:

Purpose

Disables overflow debug requests from any of the PMXEVCNTR Registers, PMXEVCNTR0-PMXEVCNTR2, and PMCCNTR, that are enabled.

Usage constraints

The VAL Debug Request Enable Clear Register is:

  • A read/write register.

  • Always accessible in Privileged mode. The PMUSERENR Register determines access in User mode, see c9, User Enable Register.

Configurations

Available in all processor configurations.

Attributes

Figure 4.50 shows the VAL Debug Request Enable Clear Register bit assignments.

Figure 4.50. VAL Debug Request Enable Clear Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.51 shows the VAL Debug Request Enable Clear Register bit assignments.

Table 4.51. VAL Debug Request Enable Clear Register bit assignments

Bits

Name Function
[31]CPMCCNTR overflow debug request
[30:3]-UNP or SBZP
[2]P2PMC2 overflow debug request
[1]P1PMC1 overflow debug request
[0]P0PMC0 overflow debug request

To access the nVAL Debug Request Enable Clear Register, read or write CP15 with:

                    MRC p15, 0, <Rd>, c15, c1, 7 ; Read nVAL Debug Request Enable Clear Register
                    MCR p15, 0, <Rd>, c15, c1, 7 ; Write nVAL Debug Request Enable Clear Register

On reads, this register returns the current setting. On writes, overflow debug requests that are enabled can be disabled by writing a 1 to the appropriate bits.

For more information of how to enable debug requests on counter overflows, and how the requests are signaled, see c15, VAL Debug Request Enable Set Register.

c15, Cache Size Override Register

The Cache Size Override Register characteristics are:

Purpose

Overwrites the caches size fields in the main register. This enables you to choose a smaller instruction and data cache size than is implemented.

Usage constraints

The Cache Size Override Register is:

  • a write-only register

  • only accessible in Privileged mode.

Configurations

Available in all processor configurations.

Attributes

Figure 4.51 shows the Cache Size Override Register bit assignments.

Figure 4.51. Cache Size Override Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.52 shows the Cache Size Override Register bit assignments.

Table 4.52.  Cache Size Override Register bit assignments

Bits

NameFunction
[31:8]-SBZ.
[7:4]Dcache

Defines the data cache size override value. See Table 4.53.

[3:0]Icache

Defines the instruction cache size override value. See Table 4.53.


Table 4.53 shows the encodings for the instruction and data cache sizes.

Table 4.53.  instruction and data cache size encodings

EncodingInstruction and data cache size
b00004kB
b00018kB
b001116kB
b011132kB
b111164kB

To access the Cache Size Override Register, write CP15 with:

MCR p15, 0, <Rd>, c15, c14, 0 ; VAL Cache Size Override Register

Note

The Cache Size Override Register can only be used to select cache sizes for which the appropriate RAM is integrated. Larger cache sizes require deeper data and tag RAMs, and smaller cache sizes require wider tag RAMs. Therefore, it is unlikely that you can change the cache size using this register except using a simulation model of the cache RAMs.

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G
Non-ConfidentialID041111