4.1.3. Cache control and configuration

The cache control and configuration registers:

The cache control and configuration registers consist of three read-only registers, one read/write register, and a number of write-only registers. Figure 4.3 shows the arrangement of the registers in this functional group.

Figure 4.3. Cache control and configuration registers

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G