Cortex-R4 and Cortex-R4F Technical Reference Manual: 4.1.2. MPU control and configuration

4.1.2. MPU control and configuration

The MPU control and configuration registers:

control program access to memory
designate areas of memory as either:
- Normal, non-cacheable
- Normal, cacheable
- Device
- Strongly-ordered.
detect MPU faults and external aborts.

The MPU control and configuration registers consist of one read-only register and eleven read/write registers. Figure 4.2 shows the arrangement of registers in this functional group.

Figure 4.2. MPU control and configuration registers

Copyright © 2006-2011 ARM Limited. All rights reserved.	ARM DDI 0363G
Non-Confidential	ID041111
PDF version