4.1.2. MPU control and configuration

The MPU control and configuration registers:

The MPU control and configuration registers consist of one read-only register and eleven read/write registers. Figure 4.2 shows the arrangement of registers in this functional group.

Figure 4.2. MPU control and configuration registers

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G
Non-ConfidentialID041111