4.2. Register summary

The system control coprocessor appears as a set of registers that you can write to and read from. Some of the registers permit more than one type of operation. The functional groups for the registers are:

Table 4.1 shows the overall functionality for the system control coprocessor, provided through the registers. The registers are listed in their functional groups.

Table 4.2 lists the registers in the system control processor, in register order, and gives the reset value for each register.

Table 4.1. System control coprocessor register functions

FunctionRegister/operationReference to description

System identification, control and configuration

Controlc1, System Control Register
Auxiliary controlc1, Auxiliary Control Register
Coprocessor Access Controlc1, Coprocessor Access Register
Main ID[a]c0, Main ID Register
Product Feature IDs
Multiprocessor IDc0, Multiprocessor ID Register
Context IDc13, Context ID Register
FCSE PIDc13, FCSE PID Register
Build Options 1c15, Build Options 1 Register
Build Options 2c15, Build Options 2 Register

Software compatibility

Thread And Process IDc13, Thread and Process ID Registers

MPU control and configuration

Data Fault Statusc5, Data Fault Status Register
Auxiliary Fault Statusc5, Auxiliary Fault Status Registers
Instruction Fault Statusc5, Instruction Fault Status Register
Instruction Fault Addressc6, Instruction Fault Address Register
Data Fault Addressc6, Data Fault Address Register
MPU Typec0, MPU Type Register
Region Base Addressc6, MPU Region Base Address Registers
Region Size and Enablec6, MPU Region Size and Enable Registers
Region Access Controlc6, MPU Region Access Control Registers
Memory Region Numberc6, MPU Memory Region Number Register
Correctable Fault Location registerCorrectable Fault Location Register

Cache control and configuration

Cache Typec0, Cache Type Register
Current Cache Size Identificationc0, Current Cache Size Identification Register
Current Cache Levelc0, Current Cache Level ID Register
Cache Size Selectionc0, Cache Size Selection Register
c7, Cache OperationsCache operations
c15, Invalidate all data cache

Interface control and configuration

TCM Statusc0, TCM Type Register
Slave Port Controlc11, Slave Port Control Register

System performance monitoring

Performance monitoring

Chapter 6 Events and Performance Monitor


System validationValidation Registers

[a] Known as the ID Code Register on previous designs. Returns the device ID code.

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G