12.3.5. Memory addresses for breakpoints and watchpoints

The Vector Catch Register (DBGVCR) sets breakpoints on exception vectors as instruction addresses.

The Watchpoint Fault Address Register (DBGWFAR) reads an address and a processor state dependent offset, +8 for ARM and +4 for Thumb.

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G
Non-ConfidentialID041111