Cortex-R4 and Cortex-R4F Technical Reference ManualRevision: r1p4
Home > Debug > Debug register interface > Power domains

12.3.6. Power domains

The processor has a single power domain. Therefore, it does not support the Event Catch Register, the OS Lock, or the OS Save and Restore functionality.

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G
Non-ConfidentialID041111
PDF file icon  PDF version
Home > Debug > Debug register interface > Power domains