12.3.7. Effects of resets on debug registers

The processor has two reset signals that affect the debug registers in the following ways:

nSYSPORESET

You must assert this signal when powering up to set the non-debug processor logic to a known state.

PRESETDBGn

You can assert this signal to set all of the debug logic to a known state, without affecting the state of the remainder of the processor logic.

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G
Non-ConfidentialID041111