Cortex-R4 and Cortex-R4F Technical Reference ManualRevision: r1p4
Home > Cycle Timings and Interlock Behavior > Branches

C.9. Branches

This section describes the cycle timing behavior for the B, BL, BLX, BX, BXJ, CBNZ, CBZ, TBB, and TBH instructions. Branches are subject to dynamic and return stack predictions. Table C.10 shows example branch instructions and their cycle timing behavior.

Table C.10. Branch instruction cycle timing behavior

Example instructionCycles

Memory cycles

Comments
B<label>, BL<label>a, BLX<label>[a]1-Correct dynamic prediction
8-Incorrect dynamic prediction

BX <Rm>[b]

1-Correct return stack prediction
9-Incorrect return stack prediction
BX <cond> <Rm>b1-Correct condition prediction and correct return stack prediction
8-Incorrect condition prediction
9-

Correct condition prediction and incorrect return stack prediction

BXJ <cond> <Rm>1-Condition code fails
9-Condition code passes
BLX <Rm>9--
BLX <cond> <Rm>1-Condition code fails
9-Condition code passes

CBZ <Rn>, <label>, CBNZ <Rn>, <label>

1-Correct condition prediction
8-Incorrectly predicted
TBB [<Rn>, <Rm>][c]91Condition code fails
91Condition code passes
TBH [<Rn>, <Rm>, LSL#1][c]91Condition code fails
91Condition code passes

[a] Return stack push.

[b] Return stack pop, if condition passes.

[c] <Rn> and <Rm> are Very Early Regs.


Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DDI 0363G
Non-ConfidentialID041111
PDF file icon  PDF version
Home > Cycle Timings and Interlock Behavior > Branches