This section describes:
PTB internal structure
Transferring data between clock domains
XVC data transfer
Peripheral test wrapper
Register level interface
Peripheral test interface bus
FIFO options for usage models.