3.3.28. Component Identification Registers

The Component Identification Registers are four, 8-bit read-only registers. They span two address locations:

Each of these blocks of registers 0-3 can conceptually be treated as one 32-bit read-only register. The CompID0-3 Registers provide the values listed in Table 3.38.

Table 3.38. Component Identification Register options, PeriphID0-3

BitsDescription
Component1 [31:24] Preamble.
Component2 [23:20] Preamble.
Component3 [19:12] Preamble.
Component4r[11:0] Preamble.

Note

When you design a systems memory map then you must remember that the register has a 4KB-memory footprint. All memory accesses to the peripheral identification registers must be 32-bit, using the LDR and STR instructions.

Figure 3.11 shows the bit assignments for the CompID0-3 Registers.

Figure 3.13. Peripheral Identification Register bit assignments, PeriphID0-3

Note

Each CompID register contains a single 8-bit value, actual register assignment[7:0]. The conceptual register bit assignment is a single 32-bit value referred to as the preamble which takes the value 0xB105B00D for PTBs.

The eight, 8-bit peripheral identification registers are described in the following subsections:

Component Identification Register 0

The CompID0 Register is read-only. It is hard coded and the fields in the register determine the reset value. Table 3.30 lists the register bit assignments.

Table 3.39. CompID0 Register bit assignments

Bits Name Description
[31:8]-Reserved, read undefined.
[7:0 ]ComponentID0These bits read back as 0x0D.

Component Identification Register 1

The CompID1 Register is read-only. It is hard coded and the fields in the register determine the reset value. Table 3.31 lists the register bit assignments.

Table 3.40. CompID1 Register bit assignments

Bits Name Description
[31:8]-Reserved, read undefined.
[7:0]ComponentID1These bits read back as 0xB0.

Component Identification Register 2

The CompID2 Register is read-only. It is hard coded and the fields in the register determine the reset value. Table 3.32 lists the register bit assignments.

Table 3.41. PeripID2 Register bit assignments

Bits Name Description
[31:8]-Reserved, read undefined.
[7:0 ]ComponentID2These bits read back as 0x05.

Component Identification Register 3

The CompID3 Register is read-only. It is hard coded and the fields in the register determine the reset value. Table 3.33 lists the register bit assignments.

Table 3.42. PeriphID3 Register bit assignments

Bits Name Description
[31:8]-Reserved, read undefined.
[7:0] ComponentId3These bits read back as 0xB1.

Copyright © 2005 ARM Limited. All rights reserved.ARM DDI 0364A
Non-Confidential