3.3.4. Event Clear Register

The EventClear Register is read and write. On a read, it returns the status from your user defined event from the peripheral interface logic. On a write all selected events in your user defined area are cleared. Figure 3.4 shows the register bit assignments.

Figure 3.4. EventClear Register bit assignments

Table 3.5 lists the register bit assignments.

Table 3.5. EventClear Register bit assignments

BitName Function
[31:8]-User defined.
[7:0]-Reserved, read undefined, write as zero.
Copyright © 2005 ARM Limited. All rights reserved.ARM DDI 0364A
Non-Confidential