3.3.2. Event Mask Register

The EventMask Register is read and write. On a read, it returns the status from your user defined event from the peripheral interface logic, or the status of the mask events read buffer status flags. On a write it changes the status of user defined events in the peripheral logic, or the write buffer events mask status flags. Figure 3.2 shows the register bit assignments.

Figure 3.2. EventMask Register bit assignments

Table 3.3 lists the register bit assignments.

Table 3.3. EventMask Register bit assignments

BitName Function
[31:8]-User defined.
[7:3]-Reserved, read undefined, write as zero.
[2]WrBufEventMaskMasked ORed events from write buffer status flags.
[1]RdBufEventMaskMasked ORed events from read buffer status flags.
[0]-Reserved, read undefined, write as zero.
Copyright © 2005 ARM Limited. All rights reserved.ARM DDI 0364A
Non-Confidential