3.3.6. Xfer Register

The Xfer Register is read and write. On a read, the contents of the status bus are sampled into status registers. On a write, the contents of the control registers are emptied onto the control bus. Figure 3.6 shows the register bit assignments.

Figure 3.6. Xfer Register bit assignments

Table 3.7 lists the register bit assignments.

Table 3.7. Xfer Register bit assignments

BitName Function
[31:2]-Reserved, read undefined, write as zero.
[1]SampleSamples contents of status bus into status registers.
[0]CommitCommits contents of control registers onto control bus.
Copyright © 2005 ARM Limited. All rights reserved.ARM DDI 0364A
Non-Confidential