Figure C.3 shows a read transfer. The timing of the address, write, select and enable signals are all the same as those for write transfers as shown in Figure C.1. The slave must provide the data before the end of the read transfer.