3.5.5. Configuration Code Extension Register

The ETMCCER characteristics are:


Indicates the configuration of the extended external input bus

Usage constraints

There are no usage constraints


Always available.


See the register summary in Table 3.1 and Table 3.2.

Figure 3.6 shows the ETMCCER bit assignments.

Figure 3.6. ETMCCER bit assignments

Table 3.12 lists the ETMCCER bit assignments.

Table 3.12. ETMCCER bit assignments

Bit numbersValueFunction
[31:12]0Reserved, RAZ.

All registers, except some integration test registers, are readable.

See Table 3.7 for details of the access to integration test registers [a].

[10:3]47Size of extended external input bus.
[2:0]b010Number of extended external input selectors.

[a] Registers with names that start with IT are the Integration Test Registers, for example ITATBCTR1.

Copyright © 2005, 2007-2009 ARM Limited. All rights reserved.ARM DDI 0367C