A.5.1. The trigger signals

Table A.6 lists the trigger signals. Clock domains, where specified, give the clock on which input signals must be generated and output signals sampled. See the CoreSight ETM‑R4 Integration Manual for information about signals and connectivity.

Table A.6. Trigger signals

SignalDirectionDescriptionClock domain
TRIGGEROutputTrigger request status signal.ATCLK
TRIGGERACKInputATB trigger acknowledge.Internally synchronized
TRIGSBYPASSInputTrigger synchronization bypass.ATCLK

The TRIGSBYPASS, TRIGGER, and TRIGGERACK signals control trigger behavior and indicate when a trigger occurs.

TRIGSBYPASS controls whether asynchronous registering and handshaking is performed:

TRIGGERACK is synchronized to the ATCLK clock domain inside the ETM, using double registers.

Copyright © 2005, 2007-2009 ARM Limited. All rights reserved.ARM DDI 0367C
Non-Confidential