CoreSight ETM‑R4 Technical Reference ManualRevision: r2p1
Home > Programmers Model > Register descriptions > Configuration Code Extension Register

3.5.5. Configuration Code Extension Register

The ETMCCER characteristics are:

Purpose

Indicates the configuration of the extended external input bus.

Usage constraints

There are no usage constraints.

Configurations

Always available.

Attributes

See the register summary in Table 3.1 and Table 3.2.

Figure 3.6 shows the ETMCCER bit assignments.

Figure 3.6. ETMCCER bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.12 lists the ETMCCER bit assignments.

Table 3.12. ETMCCER bit assignments

Bit numbersValueFunction
[31:12]0Reserved, RAZ.
[11]1

All registers, except some integration test registers, are readable.

See Table 3.7 for more information on the access to integration test registers [a].

[10:3]47Size of extended external input bus.
[2:0]b010Number of extended external input selectors.

[a] Registers with names that start with IT are the Integration Test Registers, for example ITATBCTR1.


Copyright © 2005-2011 ARM. All rights reserved.ARM DDI 0367D
Non-ConfidentialID041111
PDF file icon  PDF version
Home > Programmers Model > Register descriptions > Configuration Code Extension Register