PrimeCell® Static Memory Controller (PL350 series) Technical Reference ManualRevision: r2p0
Home > Configurations > SMC (PL352) > Programmer’s model for test

6.2.3. Programmer’s model for test

This section describes the following registers:

int_inputs

Only bits [5:0] that apply to memory interface 0 are implemented.

int_outputs

Only bits [2:0] and bit [5] that apply to memory interface 0 are implemented.

Copyright © 2005-2007 ARM Limited. All rights reserved.ARM DDI 0380F
Non-Confidential
PDF file icon  PDF version
Home > Configurations > SMC (PL352) > Programmer’s model for test