PrimeCell® Static Memory Controller (PL350 series) Technical Reference ManualRevision: r2p1
Home > Functional Overview > Functional description

2.1. Functional description

Figure 2.1 shows an SMC block diagram.

Note

Depending on the configuration, you can implement either one or two memory interfaces and associated clock domains.

Figure 2.1. SMC block diagram

The main blocks of the SMC are:

Copyright © 2005-2007 ARM Limited. All rights reserved.ARM DDI 0380G
Non-Confidential
PDF file icon  PDF version
Home > Functional Overview > Functional description