AXI reads are completed in the order they are accepted by the AXI interface, as are writes. The SMC (PL351) can prioritize between AXI reads and writes.

Only two clock domains exist: