10.1.5. Effects of resets on debug registers


nDBGRESET is the debug logic reset signals. This signal must be asserted during a power-on reset sequence.Other reset signals, nCPURESET and nNEONRESET, if MPE is present, have no effect on the debug logic.

On a debug reset:

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E