10.3.1. Debug State Cache Control Register (DBGDSCCR)

The DSCCR controls cache behavior while the processor is in debug state. The Cortex-A9 processor does not implement any of the features of the Debug State Cache Control Register. The Debug State Cache Control Register reads as zero.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential