7.2.2. Early BRESP

According to the AXI specification, BRESP answers on response channels must be returned to the master only once the last data has been sent by the master. Cortex-A9 processors can also deal with BRESP answers returned as soon as address has been accepted by the slave, regardless of whether data is sent or not. This enables the Cortex-A9 processor to provide a higher bandwidth for writes if the slave can support the Early BRESP feature. Cortex-A9 processors set the AWUSER[8] bit to indicate to the slave that it can accept an early BRESP answer for this access. This feature can optimize the performance of the processor, but the Early BRESP feature generates non-AXI compliant requests. When a slave receives a write request with AWUSER[8] set, it can either give the BRESP answer after the last data is received, AXI compliant, or in advance, non-AXI compliant. The PL310 cache controller supports this non-AXI compliant feature.

The Cortex-A9 does not require any programming to enable this feature, which is always on by default.


You must program the PL310 cache controller to benefit from this optimization. See the PL310 Cache Controller TRM.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E