2.4. Dynamic high level clock gating

Dynamic high level clock gating is described in the following sections:

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential