Dynamic high level clock gating is described in the following sections:
Gated blocks
Power Control Register
Effects of max_clk latency bits
Dynamic high level clock gating activity.