The design can include a Preload Engine (PLE). The PLE loads selected regions of memory into L2. This chapter describes the PLE. It contains:
About the Preload Engine
PLE control register descriptions
PLE operations.