2.4.2. Power Control Register

The Power Control Register controls dynamic high level clock gating. This register contains fields that are common to these blocks:

See Power Control Register.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential