2.4.4. Dynamic high level clock gating activity

When dynamic high level clock gating is enabled the clock of the integer core is cut in the following cases:

When dynamic clock gating is enabled, the clock of the system control block is cut in the following cases:

When dynamic clock gating is enabled, the clock of the Data Engine is cut when there is no Data Engine instruction in the Data Engine and no Data Engine instruction in the pipeline.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential