4.2.22. c9 summary table

Table 4.20 shows the system control registers when CRn is c9.

Table 4.20. c9 system control registers

Op1CRmOp2NameTypeResetDescription
0c120PMCRRW0x41093000Performance Monitor Control Register
1PMCNTENSETRW0x00000000Count Enable Set Register
2PMCNTENCLRRW0x00000000Count Enable Clear Register
3PMOVSRRW-Overflow Flag Status Register
4PMSWINCWO-Software Increment Register
5PMSELRRW0x00000000Event Counter Selection Register
c130PMCCNTRRW-Cycle Count Register
1PMXEVTYPERRW-Event Selection Register
2PMXEVCNTRRW-Performance Monitor Count Registers
c140PMUSERENRRW[a]0x00000000User Enable Register
1PMINTENSETRW0x00000000Interrupt Enable Set Register
2PMINTENCLRRW0x00000000Interrupt Enable Clear Register

[a] RO in user mode


See Chapter 9 Performance Monitoring Unit.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential