4.2.30. Power Control Register

The Power Control Register characteristics are:

Purpose

Enables you to set:

  • the clock latency

  • dynamic clock gating.

Usage constraints
  • a read and write register in Secure state

  • a read-only register in Non-secure state

Configurations

Available in all configurations.

Attributes

See the register summary in Table 4.27.

Figure 4.14 shows the Power Control Register bit assignments.

Figure 4.14. Power Control Register bit assignments


Table 4.28 shows the Power Control Register bit assignments.

Table 4.28. Power Control Register bit assignments

BitsNameDescription
[31:11]-Reserved.
[10:8]Max clock latencySamples the value present on the MAXCLKLATENCY pins on exit from reset. This value reflects an implementation specific parameter, and ARM recommends that the software does not modify it.
[7:1]-Reserved.
[0]Enable dynamic clock gatingDisabled at reset.

To access the Power Control Register, use:

MRC p15,0,<Rd>,c15,c0,0; Read Power Control Register
MCR p15,0,<Rd>,c15,c0,0; Write Power Control Register
Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential