4.2.6. Cache Size Identification Register

The CCSIDR characteristics are:

Purpose

Provides information about the architecture of the caches

Usage constraints

The CCSIDR is:

  • only accessible in privileged modes.

  • common to the Secure and Non-secure states.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 4.7.

Figure 4.3 shows the CCSIDR bit assignments.

Figure 4.3. CCSIDR bit assignments


Table 4.4 shows how the CSSIDR bit assignments.

Table 4.4. CCSIDR bit assignments

BitsNameDescription

[31]

WT

Indicates support available for Write-Through:

0 = Write-Through support not available

1 = Write-Through support available.

[30]

WB

Indicates support available for Write-Back:

0 = Write-Back support not available.

1 = Write-Back support available.

[29]

RA

Indicates support available for read allocation:

0 = read allocation support not available

1 = read allocation support available.

[28]

WA

Indicates support available for write allocation:

0 = write allocation support not available.

1 = write allocation support available.

[27:13]

NumSets

Indicates number of sets.

0x7F = 16KB cache size

0xFF = 32KB cache size

0x1FF = 64KB cache size.

[12:3]

Associativity

Indicates number of ways.

b0000000011. Four ways.

[2:0]

LineSize

Indicates number of words.

b001 = Eight words per line.


To access the CCSIDR, use:

MRC p15, 1, <Rd>, c0, c0, 0; Read current Cache Size Identification Register

If the CSSELR reads the instruction cache values, then bits[31:28] are b0010.

If the CSSELR reads the data cache values, then bits[31:28] are b0111. See Cache Size Selection Register.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential