Cortex-A9 Technical Reference Manual: 4.4.1. Jazelle Identity and Miscellaneous Functions Register

The JIDR characteristics are:

Purpose

Enables software to determine the implementation of the Jazelle Extension provided by the processor.

Usage constraints

The JIDR is:

accessible in privileged modes.
also accessible in user mode if the CD bit is clear. See Jazelle Operating System Control Register.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 4.34.

Figure 4.22 shows the JIDR bit assignments.

Figure 4.22. JIDR bit assignment

Table 4.35 shows the JIDR bit assignments.

Table 4.35. JIDR bit assignments

Bits	Name	Description
[31:28]	Arch	This uses the same architecture code that appears in the Main ID register.
[27:20]	Design	Contains the implementor code of the designer of the subarchitecture.
[19:12]	SArchMajor	The subarchitecture code.
[11:8]	SArchMinor	The subarchitecture minor code.
[7]	-	RAZ
[6]	TrTbleFrm	Indicates the format of the Jazelle Configurable Opcode Translation Table Register.
[5:0]	TrTbleSz	Indicates the size of the Jazelle Configurable Opcode Translation Table Register.

To access the JIDR, use:

MRC p14, 7, <Rd>, c0, c0, 0; Read Jazelle Identity Register

A write to the JIDR clears the translation table. This has the effect of making all configurable opcodes executed in software only. See Jazelle Configurable Opcode Translation Table Register.

Copyright © 2008-2009 ARM. All rights reserved.	ARM DDI 0388E
Non-Confidential
PDF version