4.2.10. c1 summary table

Table 4.7 shows the system control registers when CRn is c1.

Table 4.7. c1 system control registers

Op1CRmOp2Name TypeReset Description
0c00

SCTLR

RW0x00C50078

System Control Register

1

ACTLR[a]

RW0x00000000

Auxiliary Control Register

2

CPACR

RW

[b]

Coprocessor Access Control Register

c10SCR[c]RW0x00000000Secure Configuration Register[d]
1SDERcRW0x00000000Secure Debug Enable Register
2NSACRRW[e][f]Non-secure Access Control Register
3VCRcRW0x00000000Virtualization Control Register

[a] RO in non secure state if NSACR[18]=0 and RW if NSACR[18]=1.

[b] 0x00000000 if NEON present and 0xC0000000 if NEON not present.

[c] No access in Non-secure state.

[d] Early termination is permitted. That is, execution time of data operations can depend on the data values.

[e] This is a read and write register in Secure state and a read-only register in the Non-secure state.

[f] 0x00000000 if NEON present and 0x0000C000 if NEON not present.


Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential