4.2.27. Virtualization Interrupt Register

The VIR characteristics are:

Purpose

Indicates that there is a virtual interrupt pending.

Usage constraints

The VIR is:

  • only accessible in privileged modes.

  • only accessible in Secure state.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 4.24.

The virtual interrupt is delivered as soon as the processor is in NS state. Figure 4.13 shows the VIR bit assignments.

Figure 4.13. VIR bit assignments


Table 4.25 shows the Virtualization Interrupt Register bit assignments.

Table 4.25. Virtualization Interrupt Register bit assignments

BitsNameDescription
[31:9]-UNK/SBZP.
[8]VA

Virtual Abort bit.

When set the corresponding Abort is sent to software in the same way as a normal Abort. The virtual abort happens only when the processor is in Non-secure state.

[7]VI

Virtual IRQ bit.

When set the corresponding IRQ is sent to software in the same way as a normal IRQ. The virtual IRQ happens only when the processor is in Non-secure state.

[6]VF

Virtual FIQ bit.

When set the corresponding FIQ is sent to software in the same way as a normal FIQ. The FIQ happens only when the processor is in Non-secure state.

[5:0]-UNK/SBZP.

To access the VIR, use:

MRC p15, 0, <Rd>, c12, c1, 1 ; Read Virtualization Interrupt Register
MCR p15, 0, <Rd>, c12, c1, 1 ; Write Virtualization Interrupt Register
Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential