4.2.3. c0 summary table

Table 4.1 shows the system control registers when CRn is c0.

Table 4.1. c0 system control registers

Op1CRmOp2NameTypeResetDescription

0

c0

0

MIDR

RO

0x411FC090

Main ID Register

1

CTR

RO

0x83338003

Cache Type Register

2TCMTRRO0x00000000

TCM Type Register

3

TLBTR[a]

RO-

TLB Type Register

5MPIDRRO-

Multiprocessor Affinity Register

c10ID_PFR0RO0x00001231Processor Feature Register 0
1ID_PFR1RO0x00000011Processor Feature Register 1
2ID_DFR0RO0x00010444Processor Feature Register 2
4ID_MMFR0RO0x00100103Memory Model Feature Register 0
5ID_MMFR1RO0x20000000Memory Model Feature Register 1
6ID_MMFR2RO0x01230000Memory Model Feature Register 2
7ID_MMFR3RO0x00102111Memory Model Feature Register 3
 c20ID_ISAR0RO0x00101111Instruction Set Attributes Register 0
1ID_ISAR1RO0x13112111Instruction Set Attributes Register 1
2ID_ISAR2RO0x21232041Instruction Set Attributes Register 2
3ID_ISAR3RO0x11112131Instruction Set Attributes Register 3
4ID_ISAR4RO0x00011142Instruction Set Attributes Register 4
1c00CCSIDRRO-Cache Size Identification Register
1CLIDRRO0x09000003Cache Level ID Register

7

AIDR

RO

0x00000000

Auxiliary ID Register
2c00CSSELRRW-Cache Size Selection Register

[a] Depends on TLBSIZE. See TLB Type Register.


Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential