A.1. Clock and clock control signals

The Cortex-A9 processor has a single externally generated global clock. Table A.1 shows the clock and clock control signal.

Table A.1. Clock and clock control signals for Cortex-A9

CLKIClock controller

Global clock.

See Clocking.

MAXCLKLATENCY[2:0]IImplementation-specific static value

Controls dynamic clock gating delays.

This pin is sampled during reset of the processor.

See Dynamic high level clock gating

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E