| |||
Home > Functional Description > Constraints and limitations of use |
This section describes memory consistency.
Memory coherency in a Cortex-A9 processor is maintained following a weakly ordered memory consistency model.
When the Shareable attribute is applied to a memory region that is not Write-Back, Normal memory, data held in this region is treated as Non-cacheable.